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ABSTRACT
A major break-through in the real-ttme digital
simulation of dynamic models has occurred with the introduction of the Intel 2920 digital signal processing chip.
rne problems and potentials for this new device are
demonstrated by implementing an elliptic function digital
low pass filter via the bilinear z-transform approach.

The software implementation is presented.

Debugging

and software verification are accomplished via manufacturer's simulation software tools.

The hardware perfor-

mance is verified in the laooratory.
The results of these efforts point to much promise
for wide scale applications, however, problems associated
with performance indicate early version chip problems.
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PREFACE
This paper attempts to determine a practical hardwa~e

digital filter

~plementation

example using an

INTEL 2920 digital signal processing chip.
sis here is

no~

The empha-

on the choice and design of the filter,

but is en the practical steps anc the use of available
development aids to arrive at the software for the
final hardware PROM resident on the 2920.
The pape= assumes a

kn~Tledge

terminology and techniques.

of digital filter

The software is developed

with the aid of a programmable HP-29C calculator and an
INTEL microprocessor development system, hence, frequently the details of the design require knowledge of
these systems.
Chapter I is a demonstration of how to arrive at
a set of coefficients for the digital filter.

Included

are techniques for testing the frequency response and
predict±ng the response to step, pulse, sinewave, and
squarewave inputs.
Chapter II is a demonstration of how to convert
the coefficients to a base two representation which is
opti~al

in the sense that it will minimize the number

of steps required for a multiplication.
a

discu~sion

There follows

of sensitivity to coefficient variation
1v

and a practical method of estimating the precision to which
the coefficients must be specified.

Precision is obtained

at the expense of memory and time and therefore should not
be overspecified.
Chapter III is an illustration of the development of
software using development aids.

It is not intended to

be a comprehensive discussion of the use of the INTEL
systems or assembly language, or to replace the available
manuals.

The purpose is to illustrate the sequence of

events necessary to create a source program, debug it,
and simulate the filter's response.
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INTRODUCTION
A complete digital filter in the sense used in this

paper consists of all the hardware

~id

software necessary

tc perform an analog filtering fu..T'lction with digital circuits rather than analog components.

Figure 1 illustrates

the processing of the major components in a digital filter.

An analog component circuit can be replaced by an

analog to digital converter, a digital processor, and a
digital to analog converter.

Some of the benefits which

can be realized by doing this are:

1. A high speed processor could actually process
a number of multiplexed signals, performing analog
processing functions on a number of independent
channels.
2. The processing function is permanent in software, unless deliberately changed, and will not
drift with age.
3. The processing function can be change~ without
changing components, merely by changing software.
4. Accuracy can be made very high and can be
changed merely by changing software.
5. Processing, which previously required large
components such as inductors in low frequency
filters, can now be performed by very small
digital circuits.
The type of processor chosen to implement this
example was an INTEL 2920 digital signal processing chip.
It combines on a single chip the analog to digital con-

verter, multiplexers, digital processor, digital to analog
converter, read only memory for program storage, and

2

access memory for scratch pad calculations.

The conver-

sion processes and the multiplexing can all be controlled
by software.

3

A/D
CONVERTER

DIGITAL
PROCESSOR

t
x(nT)
Figure 1.

D/A
CONVERTER

~

y(nT)

Digital filter block diagram.

I. DIGITAL FILTER COEFFICIENTS
In this chapter, the process for converting an analog
p~ocotype

function into a set of digital filter coeffi-

cients will be demonstrated.

Then the techniques for

predicting the response of the digital filter

testing

a~d

will be

de~onstrated.

This part of the implementation process can be
broken down into the following major steps.

A. Determine the desired analog transfer function.
B. Determine the sample frequency.
C. ApFlY the bilinear Z transform.

D. Predict the response of the filter.
Determining the analog transfer function would con-

sist of using design tables and graphs to decide on an
appropriate approximation function.
be

fac~ored

This function should

into single real poles and zeroes, and pairs

of complex conjugate poles and zeroes so that it may be
implemented as first and second order sections to reduce
quantization errors.

An elliptic function prototype was

chosen to test the feasability of implementing the pure
imaginary zeroes despite roundoff and quantization errors.

The prototype Laplace transfer function selected was

5
0.083974(s 2 + 17.48528)
H (s)

=

s 2 + 1.35715s + 1.55532

and was taken from Daryanani

A sample frequency of
first calculation.

(1).

12 KHz was chosen for the

It was decided to force the pure

imaginary zeroes to correspond to a frequency of 2 KHz.
The final transfer function of the digital filter second
order section is of the form
H(z)

=

ao

+ alz-1 + a2z-2

1 + b 1 z-l + b 2 z-2

According to the procedure given by Stanley (2), the
coefficients were found and are listed in Table 1.

The

interesting relationship between the numerator coefficients
is due to the frequency of the zeroes being chosen as

exactly one third of the folding frequency and was
discovered entirely by accident.
TABLE 1

DIGITAL FILTER COEFFICIENTS
Coefficient

Value

ao

0.092001558

al

-0.092001558

a2

0.092001558

bl

-1.594733202

b2

0.692054049

The correctness of the transformation can be verified

6
by testing the frequency response.

This is done by

replacing z in H(z) by ej 2nfT where T is the reciprocal
of the sampling frequency. and evaluating the magnitude
of the transfer function at desired frequencies.
was done on an HP-29C calculator.

This

The program is

listed in Appendix A.

The resultant frequency response

is listed in Table 2.

For purposes of debugging the
TABLE 2

PREDICTED ANALOG FREQUENCY RESPONSE OF
THE DIGITAL FILTER
Frequency
In Hertz
0

400
800
1600
2000
6000

Gain

20Log(Gain)

0.94534
0.99998
0.56582
0.06031 -10
1.64 xlO
0.08397

-0.488
-0.000
-4.946

-24.39
-195.7
-21.52

the software, it is desirable to predict the transient
response to a few basic waveforms such as step and pulse
waveforms.

A program which will predict such responses

using an HP-29C Calculator is listed in Appendix A.
responses are listed in Table 3.

The

The primary usage of

the predicted response to these two inputs was in determining the input scaling necessary to avoid saturation
in the actual filter.
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TABLE 3
PREDICTED STEP AND PULSE

RESPONSE OF DIGITAL FILTER
Step
Number

0

1
2

3
4
5
6

7
8
9

10
11
12
13
14
15
20

25

30
35

Response
To Step

0.0
0.092
0.147
0.262
0.409
0.562
0.706

0.829
0.925
0.993
1.036
1.057
1.061
1.052
1.035
1.015
0.938
0.934
0.945
0.947

Response
To Pulse

0.0
0.092
0.055
0.116
0.146
0.154
0.144
0.123
0. 096

0.069
0.043
0. 021

0.004
-0.009
-0.016
-0.020
0.009
0.0023
0.0016
-0.0002

II. OPTIMUM

BINP~Y

REPRESENTATION

In this chapter the coefficients will be expressed
as sums and differences of powers of two.

Using this

method, one can minimize the number of steps required for
a multiplication of the contents of a register by a
coefficient.

The coefficients can be converted with as

much precision as desired, but at the expense of time and
memory, hence, a method of investigating the tradeoffs is
considered.

The multiplies are of the form
x(n) = a 0 •W(n-l)

where x(n) and w(n-1) are register contents and a 0 is
a coefficient.
Standard conditional add routines are
possible on the INTEL 2920 but require that every bit
in a register be tested out to the required precision
was~ing

instruction cycles on bits which are zero.

A

different method was used which exploits the zero bits
by eliminating cycles corresponding to them and by allow-

ing subtraction as well as addition.

The result is a

much faster multiply which is important in real
applications.

t~e

This method is only possible if the

coefficients are constant and known at the time of progr~ing.

This method is discussed in Intel's 2920

Assembly Language Manual (3).

As an example, the

9
coefficient a 0 can be approximated as 2- 3 - 2-S - 2-9
+ 2- 12 - z- 15 - 2- 17 - z- 20 , which would evaluate to
0.092001915.

series o£

This

ad~ition

~ou1d

be implemented in software as a

and subtraction with shift operations.

Multiplying a binary number by 2-n corresponds to shifting right by n bits.

A few of the steps would appear as:

Shift w(n-1) right 3 bits and store in x(n)
Shift w(n-1) right 5 bits

~d

subtract from x(n)

Shift w(n-1) right 9 bits

~d

subtract from x(n)

Shift w(n-1) right 12 bits and add to x(n)
Etc.
The advantage of this method is that the powers of two
which are not used do not use any program steps or memory
and the use of subtraction as well as addition allows the
approximation to converge on the desired value in fewer
steps.

A program for use on an HP-29C to

find the binary

representation of the coefficients is listed in Appendix

A.

The assembly language manual for the INTEL 2920 (3)

also has an algorithm which yields the same results.

The

approximations for the coefficients are listed in Table 4.
The coefficients in Table 4 were specified to at least

2 -20 which is less than 10 -6 .

The digital to ana 1og

conversion process consists of sending the nine most
significant bits of the desired register to an analog
to digital converter.

The most significant bit is the
8
sign bit, therefore, the output can be resolved to 2-

10
or 0.00390625.

In deciding how many bits to use for a

constant several factors must be considered, as even the
least significant bit can affect the ninth bit of the
result by a series of carries.

The specification of a

constant therefore involves the probability of affecting
the least significant bit of the result.
The method illustrated here for determining the
required coefficient precision is taken from Crochiere (4)
and modified.

The first step is to determine the maximum

allowable shifc in the amplitude response of the filter,
referred to as

~~x·

For example, suppose 2.6 KHz is

the frequency where the least margin between the requirements and the approximation function exists.

Further,

suppose that the filter requirements are to have a loss of
27.5 dB at 2.6 KHz and that the actual loss is 27.53 dB.

~Mmax is 1.454 x 10- 4 in this case.
The second step is to define the sensitivities of the
response to variations in the coefficients.

These sensi-

tivities are found by taking partial derivitives of the
response function with respect to the coefficients.
derivitives would be tedious to take.

These

The sensitivities

were actually estimated by allowing a coefficient to vary
slightly and calculating the change in the response.

The

ratio of change in response to the change in the coefficient is then an estimate of the sensitivity.
tionship is

This rela-

11

s c.

=

A~(ej wT)

1.

_.6Ci

where Sci is the estimate of the sensitivity, and ci is
one of the coefficients.

The advantage of estimating the

sensitivity is that since the response was already programed it was a simple matter to let the coefficient of
interest vary slightly and to calculate the resultant
change in response.

Once the sensitivities are found,

define a variance,

The sensitivity estimates and variance estimates are tabulated in Table 5.
The next step is to define a confidence factor (y),
as the probability that the response will not exceed the
requirements.
find x

1

Using standard normal distribution tables

from the relationship that y is the probability

that the unit normally distributed variable x is between
positive and negative x .
1

Some useful confidence factors

and their corresponding value of x

1

are shown in Table 6.

12
The largest allowable quantization step can now be
found from

vu~M

q~

m~

xlsr
q

= 2-k

k = positive integer

where

The coefficients must be specified to the kth bit beyond
the radix.

Some data calculated to investigate the

tradeoffs between precision, confidence factor, and
allowable shift in response are tabulated in Table 7.
A graph of the required number of bits beyond the
radix versus the allowable response change is shown in
Figure 2 with confidence factor as a parameter.

The

designer could now inspect his approximation function for
the least margin, and tradeoff probability of remaining
within this margin against program length.

It is

suggested here that this result could actually be
decreased for the coefficients which have the least sensitivity at the least margin frequencies.

It would not

make sense to waste memory on coefficients which hardly
affect the response.

1

bz

b

Coefficient

_
2-9 + 2-12 _ 2-1s _ 2-17 _ 2 -zo

~

2-1 _ 2 -3 + 2 -s

0

_

2-10 _ 2-18 _ 2 -19 _ 2 -20

2-1 + 2-3 + 2-4 + 2-s + 2 -11 +· 2 -13 + 2-1s + 2-11 _ 2-21

_ 21

Same as a

_ 2 -3 + 2-s + 2-9 _ 2-12 + 2-15 + 2-17 + 2 -zo

2-3 _ 2 -s

Binary Approximation

APPROXIMATE REPRESENTATION
FOR FILTER COEFFICIENTS

TABLE 4

14

..

TABLE 5

ESTIMATED SENSITIVITY AND VARIANCE
OF RESPONSE TO COEFFICIENTS
Coefficient
(C.)
~

ao
al
a2

bo

bl
Totals
(Variance)

(Sc.)

2

at 2.0 KHz

~

(S

c.

)2 at 2.6 KHz

~

1.583058
1.583058
1.583058 -20
3. 78 X 10_ 11
1.08 X 10

0.026316
0.611389
0.026316
0.001020
0.000202

ST 2 = 0.66524
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TABLE 6
CONFIDENCE FACTOR AND CORRESPONDING
NUMBER OF STANDARD DEVIATIONS
Confidence
Factor (y)

0.950
0.980
0.997

Number of Standard
Deviations (x )
1
1.96
2.33
3.00

Infinite

27.53 dB

27.53 dB

27.53 dB

150 dB

100 dB

25 dB

27 dB

27.5 dB

2.0 KHz

2.6 KHz

2.6 KHz

2.6 KHz

Infinite

Attenuation Of
Chosen Approximation
Function

Hypothetical
Desired
Attenuation

Frequency
Of L\Mmax
2.0 Khz

Assumed

SENSITIVITY DATA

TABLE 7

.95
.98
.997

.95
.98
.997

.95
.98
.997

.95
.98
.997

.95
.98
.997

(y)

Confidence
Factor

14
14
15

9

8
8

6

6

6

17
18
18

26

26
26

Minimum Bits
Beyond Radix

"'

t-l

17

30

Minimum
20
Required
B:..ts Beyond
Radix

10

.997

Allowable Response
Change ~
)
max

Figure 2.

Graph of minimum required bits beyond

radix versus

''M

~max

with confidence factor (y) as

a parameter.

III.

SOFTw~~E

DEVELOPMENT AIDS

This chapter is devoted to a description of the
~se

of the software development aids to prcduce the

:inal version of the software which will be put into
ROM

fo~ ~se

by the digital

filte~

microprocessor.

To cold start the development system and enter

ISIS mode (5);

,.....

Tu~n

on the power switches on the disk drive

and the display unit.
Insert an ISIS disk (any disk which has all
the ISIS files on it) into drive zero, (the drive
on the right side) and close the door.
3.

Push the reset button.

After a few seconds,

the display should read, "ISIS II VERSION 4.0"
To pre?are a disk for use on the development system;
1.

Insert a fresh disk into drive one.

2.

Type, "FORMA.T :Fl:

(na~e)

S"

(name) can be any six letters except ISIS commands.
It will take the system a few minutes to format the
ne\'" disk.

It will prompt for a new connnand when

finished, by typing a hyphen.
3.

Copy all 2920 software files onto the new disk.

19
".Lo do this first type, "DIR 0 I"
I

This will copy a directory of the disk in drive
Any file name which deals

zero

on~o

~ith

the 2920 must be copied to your disk.

the conscle.

such file is

S:t--~2920.

SFT.

One

To copy this, type,

"CO?Y : FO: 5}12920. SFT TO : Fl: SM2920. SFT"

Repeat this for all 2920 files.

Now obtain a

di:--ectory of your disk by typing, "DIR 1 I" and
verify that all 2920 files have been copied to your

. '

To obtain a permanent record of your direc-

~
G.l
Sr:.

type, "DIR 1 I TO :LP:"

to!""y,

Turn on the line

printer and press the select burron.

The disk in

d=ive zero can now be removed and the newly format:ec disk inserted there.

This is not necessary,

but if done, file names do not need to be preceded
T."'"-i
._ h
"
.I.. 1..

•....t:' 11/l

located
number.
To

•
•

t

i~

as the computer will assume a file is

drive zero if not preceded with a drive

This means less typing for the operator.

create an assembly

le~guage

source file for use by

the 2920:

1.

Type, "EDIT (name)"

(name) is the name

as DIGF.SRC.

o~

the program to be created such

The computer should respond by typing,

"ISIS II 7EXT EDITOR VERSION
acLive
o~~.

p=ogra~

(If)"

This is an inter-

which has a number of commands of its

which allow the operator to type in new text,

20
make corrections, and save the new or edited program
on disk.
2.

To exit back to ISIS,

Copy your

by typing,

ne~

type, "EXIT"

source program to the line

printe~

"COPY (name) TO : LP:"

To assemble the program invoke the assembler by typing,

''hS2920 (name) (controls)
and

(~ontrols)

(name) is your program name.

are additional commands which tell the

~hat

assembler

11

t)~e,

for~t,

and name of files to create

during :he assembly process and where to put them (3).
The two end results of interest are a list file and an
...,

.

ob Ject r:.. ... e.

The list file is a copy of your source

program line for line, with the associated hexadecimal
object code generated during assembly.
error messages.

It also includes

Use the ISIS Copy command to copy the

list file to the line printer.

The hexadecimal object

code file is the actual code which must be put into 2920

ROM.

These two files are created automatically during

assembly and stored on your disk.

See (3) for an explana-

tion of the naoes for these two files.

If errors were

made, they can be corrected by going back to the text
editor or during the simulation phase.

A typical assem-

bler listing is included in Appendix B.
It is desirable to simulate the execution of the
2920 software for debugging purposes and to predict the
~espo~se

1.

of the filter.
To load the simulator program and your object

21
.;·1
,_J. e; ....
L;tpe, "SM2920.SFT"

tor program (6).

This calls the simula-

All commands to the simulator

must be terminated with the ESC key.

2.

If a record of the simulation session is

desired, type, "LIST (device)"

(device) is either

a line printer, disk file, or the consolet and the
listing device may be changed any number of times.
Exam?les~

3.

"LIST:LP:., "LIST "Fl"DIGF.SIM" "LIST :CO:"

To load your object program type, "LOAD (name)"

Examples,
4.

RO~!

DIGF.HEX" "LOAD :Fl: DIGF.HEX"

n~OAD

a:1d RA....l-1 contents may be e>:amined and

modified at this point.

5.

To get ready for simulation, set the input

functio:1s by typing,

"INl

1" "INl

=

=

11

INf. = (function)" Examples,

SIN(TPI*200*T)"

The second

example sets the input value ac input one to
.s in ( 2 rr 2 0 0 t
6.

) .

Se;: program duration by typing,

11

TPROG

=

(#)"

TPROG is related to clock frequency by;
1

TPROG
~bere

=

4 X

(PROG~~

LENGTH)

fc is the clock frequency and PROGRAM LENGTH

is the number of steps in the program.
7.

Set the breakpoint.

This tells the computer

when to stop simulation.
Examples, "B =NEVER"

Typet "B

=

(CONDITION)"

nB == T GT .004" (stops

22
~hen

time is greater than .004 seconds.)

"B

PC = 50" (stops when the program counter

=

reaches 50.)
8.

~nitialize

~~~locations

and DAR to any

desired initial conditions.
9.

Set trace.

to collect.

This tells the computer what data

Type, "TRACE

=

(string)"

(string) is

c string o: variables, expressions, RAM contents,
or nea:rly· anything imaginable which the operator

wants to be recorded.

Example, "TRACE

INl, RAMS, T/TINST, OUT1
10.

Set the qualifier.

=

T, RAMO,

11

This tells the computer

ta1hen to collect trace.

Type, "Q = (condition)"

Examples, "Q = ALWAYS''

(Trace is collected after

each prog::-am step is executed.)
DAR GT .5°

11

Q =PC= 8 AND

(Collect trace if program counter is

equal to eight and DAR contents exceed 0.5.)
11.

To begin. simulation, Type, "S FROM 0"

This

resets simulation time to zero.
Or, type, "S"

This starts simulation with simu-

lation time equal to the time at which simulation
was last stopped.

ESC key.

To stop simulation, press the

A typical simulation session is listed

in Appendix C.

HARD~~..tillE

IV.

CONSIDERATIONS A.l® PERFORHANCE

In this chapter, the actual

hardwa~e

and software

used for the digital filter and the equipment used to
test the response are discussed.

There are a number of

considerations to be included in the final software version which will not be found ciscussed in sufficient
detail in

~ost

literature.

In the INTEL Component Data Catalog (1980) it is
mentioned that after a CVTS instruction, the software
must immediately include ADD DAR,KM2,CND6 followed by
two analog NOP instructions (7).
in the assembly

languag~

This is not mentioned

manual.

It is necessary to include at least two analog NOP
instructions after each CVT instruction.

Four or five

consecutive IN or OUT instructions are needed when
accepting input data or sending output data.
The EOP instruction which should reset the program
counter to zero after executing the following three steps
would not

acco~lish

its purpose in any location except

188, fixing overall program length at 192 steps.

The

signal generator used would produce a reasonably good
clock signal only up to about 2.5 MHz.

These two unfor-

seen circumstances would reduce the sampling rate considerably.

Four clock cycles are used per instruction.
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At 2.5

~ffiz,

and 192 steps per program Pass, the

sampling frequency would be about 3.255 KHz.

Since the

processing algorithm only occupies 60 program steps it
was possible to replicate the algorithm three times in
192 steps.

This raised the sample frequency by a fac-

tor of three to about 9.766 KHz.

The original sample

frequency used in deriving the coefficients was 12 KHz.
The effect of reducing the sample frequency should be a
do~~ward

by a

shift of the passband in the frequency domain

facto~

of 0.81380.

This was verified by simulation.

The final sof:ware used is listed in Appendix C.
To program the chip, an INTEL Universal Prom Programmer was used.

The procedure is discussed in the

Programmer Manual (8), and uses a micro-

U~iversal

P~om

processo~

development syscem.

The procedure consists

of:

1.

Erasing the 2920 EPROM with an ultra-violet
erasez-.
On the development system, call the PROM

EPRO~

2.

prog~a~~ing

prog~am.

3. Read ~he 2920 hexadecimal coded file into the
development system memory.
4. Read the code from development system memory
into 2920 EPROM.
"""~o ca 11 th e PROM.

.

programm~ng

program, type

The program will ask for a device number.

11

T.JPM."
-

The version

of the program available did not recognize the 2920.
Instead, an adapter board

~-1as

used which adapts the pins

aud programming of the 2920 to the 2716.

The user then
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....

y~

es

..._) t " -

FILE

'

"')L ...,1 o" n

•

filename

rr~gnetic

Now the user types the command, !tREAD
Il\TTO 0''.

This reads the code from

disk into development system memory.

Lastly,

the user types the cormnand, 1tPROGRAM FROM 0 TO 47FH
START 0 11 •

This reads the code from development system

memory into 2920 EPROM.
The test board used to interface to the processor
for response testing is shown schematically in Figure 3.
The board
a

p~ovides

an adjustable reference voltage, and

sample-hold capacitance of about 490 pF.

must

p~ovide

The user

the board with positive five volts, nega-

tive five volts, each at about 70 mA., and a TTL compatable offset squarewave signal for the clock.

The

signal used was about -0.2 volts on the negative portion
of the cycle, and about +2.0 volts on the postive portion of the cycle.
The setup used to test the response is illustrated
in Figure 4.
Table 8.

The list of equipment used appears in

The setup was calibrated by checking the gain

or loss of the low pass filter at the measurement frequencies by comparing input and output amplitudes on the
oscilloscope.

The digital filter was inserted, the input

and output amplitudes again compared and corrected for
the low pass filter.

rieasured and simulated frequency

responses are graphed in Figure 5.
The response to a sudden change or D.C. input
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Schematic diagram of 2920 test board.

27

I

1SIGNAL

r"'f

,_....J

I.

::::J-

GEN

CLOCK

2920
TEST

INPUT

BOARD

~

--

!SIGNAL

GEN

·~

5V

-

j_

-

Figure 4.

LOW
PASS
FILTER

1

-=- sv
j_
':-

Digital filter test setup.

28
polarity was measured by using a low frequency
wave input of 2.0 vp-p.

squa~e-

The predicted and measured

res?onses are graphed in Figure 6.
As seen in Figure 5, the frequency response falls
o=f a little more rapidly than predicted, but it never
falls completely to zero as it should.

No null fre-

quency or even a dip in gain occured near the zero
frequency.

Simulation with identical software shows

that if the processor receives the correct samples and
it is correctly processing them, then the output amplitude should be driven to zero at one sixth of the sampling frequency.

There are either problems in the

conversion processes or in the processor itself.

The

shape of the frequency response was improved slightly
by adding additional NOP instructions after each CVT

instruction, however, the gain would still not drop
below the value shown in Figure 5.
For large amplitude, low frequency sinwaves, the
output \vas a good reproduction of the input.
noted

tha~

It was

there were values of voltage which seemed

to confuse the processor.

The output would drastically

overshoot the proper output and then get back on
track a few samples later.
Comparing the predicted and measured responses
to change of input polarity, two discrepancies are
evident.

The first output sample efter the polarity
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change is much too high.
longer than predicted.

Also the

t~e

constant is

The longer time constant and

the higher passband ripple suggest that the poles of
H(z)

have moved toward the unit circle.

The too large

first sample would seem to suggest that the numerator
coefficient (a 0 ) is dominating. This means that the
output is not a properly weighted sum of the sample
reg~sters.

This could also account for the apparent

disappearance of the zeroes.
There are indications that both the analog and
digital

p~ocessing

portions of the chip have some bugs

which either need to be worked out or quantized so
as to be accounted and corrected for when designing
systems with the 2920 chip.
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TABLE 8
LIST OF TEST EQUIPMENT
Clock Generator:

Exact Model 129 Function Generator
2.5 MHz Squarewave
2.2 Volts p-p
0.9 Volts D.C. Offset

Signal Generator:

Tektronix FG504 Function Generator

Low Pass Filter:

Krohn-Hite Model 3200 Filter

D.C. Supplies:

Postive And Negative 5 Volts D.C.

Oscilloscope:

Tektronix Model 561 Mainfr~e
3B3 Time Base
3AG Dual Trace Amplifier

V.

CONCLUSION

The purpose of this paper was to illustrate the design
a~d

implementation of a real time digital filter.

The

coefficients were chosen based upon an approximation function and a sampling rate.
not be attained.

The chosen sample rate could

O~dinarily,

new set of coefficients.

this would mean deriving a

In this case the resultant fre-

quency response was predicted and the experiment continued.
The coefficients were converted to a binary approximation
form which minimized required memory space and program

A method of estimating the required precision to

steps.

which the coefficients must be specified was investigated.
Software was chen created for the 2920 using development
aids.

The software was then debugged using a simulator

program.

The response of the filter was predicted for

a variety of input waveforms.

The software was programed

into the 2920 chip and the response of the chip was
~easured

in the laboratory.

The derivation of the coefficients follows standard
procedures, and presented no problems.
of

co~cern

The major item

is the chance of error in calculating the

coefficients.

Hence, there is great need to verify

the frequency response before creating software.
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Writing the software requires a bit of forethought
in arranging the multiplication steps to avoid saturation.

Also, the assembly language manual does not

include several software requirements.
The simulator program is a tremendous asset, both
in the initial software debugging, and in predicting the
response changes due to a parameter change such as changing the sample frequency.
The 2920 chip could be used as a programable feedback compensator where gain and time response are required.
With its present performance characteristics it is not
suited to an application where adherance to a tight
frequency response specification in the stop band is
required.

To use it in any application will require

further investigation into how to account for the discrepancies between the predicted and actual responses in
the design of software.
The digital filter will continue to invade areas
~~hich

were formerly strictly analog.

Chips such as the

2920 will undoubtedly become commonplace in extensive
applica~ions.

As the quality and performance of these

chips improves, the benefits of digital filtering will
begin to manifest themselves even in real time systems,
and eventually out-perform analog systems.
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APPENDIX A

This section contains programs for use on an HP-29C
calculator.

Included are the program steps and the

instructions for use.

PROGRAM FOR CALCULATING THE
STEADY STATE FREQUENCY RESPONSE
This program assumes a second order section of
the form
H(z)

ao + a 1 z-l
=
1 + b z-l
1

+ a 2 z -2
+ b 2 z -2

The program steps are listed in Table 9
TABLE 9
LIST OF HP29C PROGRM1 STEPS FOR FREQUENCY RESPONSE
g LEL 0
g RAD
RCL .0
X

gr,
X
2
X

STO 3
f SIN
RCL 1
X

STO 4
RCL 3
2
v

'~

f SIN
RCL 0

X

RCL 4
+

g x2
STO 4
RCL 3
2
X

f

cos

RCL 0
X

STO 5
RCL 3

: cos

RCL 1
X

RCL 2

+

RCL 5

+
g X

2

STO + 4
RCL 3

f SIN

RCL .1
X

RCL 3
2

+
g

X

2

RCL 5

+

RCL 4

.

X
f SIN

g 1/x

STO 5
RCL 3

R/S
f Log
2

+ 2
g X

2
X
f

cos
RCL 3
f cos

RCL .1
X

+

RCL . 2

f-yr-

0
X

R/S
GTO 0
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To initialize, store the coefficients in the locations
given in Table 10, along with the saople time (T).
TABLE 10

HP-29C

COEFFICIEh~

STORAGE LOCATIONS

FOR FREQUENCY RESPONSE
Quantity

Storage Register
0

1
2
.1
.2

.0
To use, follow these steps:
1.

2.
3.

4.
5.

Key in g/RTN.
Key in desired cyclic frequency.
Kev in R/S.
Wh~n execution stops, the display
will be the gain at the frequency
specified in step 2.
Key in R/S.
When execution stops, the display
will be the gain in decibels.
For new data, go to step 2.
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PROGPJili TO CHECK THE RESPONSE TO STEP,
PULSE, SQUARE-vJAVE, AND SINEWAVE INPUTS
This program generates input test functions and
implements the digital filter, displaying the output
samples.

It can be used to predict the filter's response

for pu=poses of debugging the software.
To get the program ready for use, store the indicated
data in the appropriate locations listed in Table 11.

TABLE 11
HP-29C STORAGE LOCATIONS FOR COEFFICIENTS
AND TEST DATA FOR SIMULATION
Quantity

ao

Storage Register

bz

.0
1
2
3
4

Frequency of
Test Function

.2

Amplitude of
Test Function

.3

al
a2
bl

To initialize at the oth sample, key in the following
strokes:
0

STO 5

STO 6
STO 7
STO 8
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To use the program follow these steps:
1.

Store in register 0 the following values accord-

ing to the test function desired.
( 1)

if sinewave is desired

(2)

if step function is desired

( 3)

if pulse is desired

(4)

if square wave is desired

2.

Key in g RTN

3.

Key in R/S
\men processing stops, the output sample will be
displayed.

4.

For next output sample, go to step 3.

5.

Fo~ ne~

test function, or new coefficients, go

to the appropriate data entering sequence.
The program steps are listed in Table 12.
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TABLE 12
PROGRAM STEPS FOR
SIMULATION ON HP-29C
g LBL 0
GSB i
RCL 7
RCL 4
CHS
X

STO + 5
RCL 6
RCL 3
CHS
X

STO + 5
RCL 7
RCL 2
X

STO
RCL
STO
RCL
X

RCL 5
STO 6
RCL .0
X

STO + 8
g LBL 1
RCL 9
RCL .1
X

RCL . 2
X
2
X

g;r
X
f

RCL .3
STO 5
g RTN
g LBL 3

+

0

X~~

STO 5
RCL 9
g X 0
g RTN
RCL .3
STO 5
g RTN
g LBL 4
RCL 9
RCL .1

8
6

SIN
RCL .3

RCL .2

7

X

X

STO 5
g RTN
g LBL 2

g FRAC

1

STO + 8

X

.

5

f

INT

1
CHS

f y
RCL . 3
X

STO 5

g RTN
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\:

Program to Calculate Binary Constant
From Decimal Constant
Progra~

g LBL 0
RCL 0
RCL 1

R/S

steps:

To

1.

Store decimal constant in
register 0.

2.

Initialize register 1
at zero.

ENTER
2
x--v

f

X~

g

To

-yx

1.
2.

y

X>

0

GTO 2
x~y

STO - 1
GTO 3
g LBL 2
X~

3.

y

STO + 1
g LBL 3
RCL 1
R/S
GTO 0

initialize:

4.

5.
6.

7.

use:

Key in g RTN.
Key in R/S.
When execution stops, the display will be the error between
the binary approximation and
the desired coefficient.
From a table of powers of two.
pick an integer n such that
2n is closest to the absolute
value of the error.
Write down the sign of the
error and 2n.
Key in the value of n.
Key in R/S.
wnen execution stops, the display will be the current value
of the binary approximation.
Go to step 2 and check to see
if the error is small enough.
If not, continue.

APPENDIX B

An assembler listing is automatically created when
the source program is assembled.

It can be printed by

typing the command, "COPY DGFLTR·. LST TO : LP:"

(DGFLTR..

LST was the name of the list. file created in the assembly

process in this example.)

The assember listing that

resulted in this case is:

IS IS-1 I 2m ftSSEJfl.ER '11.. 8
R5581UR ItNG<ED

~:

RS292e DG=lTR. SRC DEEUi flfAGINj

Lite LOC OOJECT 5ClRCE STATEJSIT

1
2
3
4
5
6
7
8
9
18

; 292e DIGITfl. FILTER ~
; THIS 15 A SEC(Kl ~ FILiER
; Hft8£NTRTICtl IS DIRECT Feet 1
; CCEFFICIENTS fE f6 FCUCilS
i AS=. 992981.558
;A1=-R8
i R2=ff5
; B1 =-1. S947n282
; 82= . 692854849

11

12
D
14
15
if

THIS GI'/5 ~ Bl.IPTIC FILTER WilH
; ZERl£5 AT 2tliZ
i

; FORHAT IS AS Ftl.L(l6
; LqaEJ..: OPCOOE DESTINAil~J SO!.RCS SHIFT~ fffLOO

u
iS
!.9

2e
21
22
2J

42

e 9eOOEF

c~JT1
1 9e'382f' LI>M m ~ ~~. cur1
2 ~ sus m wn n5J OUT1
] ~ :liB m WtL R?-...., OUT1

tfM: ftJOED Ei:TRA tfl>'S, IN'$, OUT Is TO ALLOW
i SlFFIC I00 SETr~ING THE fK) TO PREVENT CROSSiFLK.

24
25

j

26

27
28

29
38
l1
32

n

34
JS
~

J7
39
J9
48
41

42
43
44

45
46

47
4S

49
~

51
52
5J
S4
55
5t
Si'

ss

SS

68
61
62
6J

64

4 4898EF
5 4eflEF
6 4eeeEF
? 1eeeEF
8 1eeeEF
9 1aeeEF
1~

u

rG
P«)p
~

IN1
IN1
INi
ieesct' Fro
1.0084 c A:."'

m ~ '..8L I Hi
m ~ ~11 f(1

; lfi(GE SHIFT ~OOIRES 00 STEPS
12 ~ LDA IDPI WN. ill
13 42888t fl)O m l'BP; ~
ifU.TI?l"Y ~ ~ fm ST~ IN~

* 1.Pt1 Ftl> FDO TO >Of
LDR IDFI~R13
1s ~ 9..S m ~ ReL C\'TS
16 EBE6ED FCliJ DAR, K£ ReS, CH)6 i NOT PalTIOtED IN
1? 4eeeEF N:f
; ~IP«J tHlR. fliT
1B 4eeeEF P«P
; REOOI~ <TI£.SE J STEPS)
iS 42984A Ste m ifij, RS3
2e 7l886A SU3 m ~ R94, c:fl7
2i 4eeeEF PIP
22 4~ stB m tftl.., R8S
23 638848 ~ m WHL ~ CVT6
24 428888 s..ra m lftL R13
; lfi(GE SHIFT
t5 4~ SJ.E m IDf, R92
; PlLTIPLV -B2

14

~

*

; lt.l TIPt..'f R2 ~ fH) STCRE IN ~
2€ SJ184E LDA ~ ~ Rn CVT5
Z? 4aeE£F fl.f

28 421~ sua YM, WHL ReS
29 431EQ1 Sl.E 'itt WHL ReS, CVT 4

3S 4eeeEF ~
31 421860 fttl m~R12
32 :meeaF LDA IDlP, YNs ~ cvn
33 42182A 5JJ3 ~ ID'fl Re2
J4 4~88R stS YNJ IDf R8S
I

;00

~SHIFTS

6S
66
S7

68
69

.i I'll. TIPl'r' P.1 • WN ~ fl'O TO 'T'N
35 2!188C ADD YN.. ~. R£t5, CVT2

36

4~ ~DP

43

?g
-:--~

37 ~18-iP. Sl:C '"'-· ~ R83
;.s: .11 ~8~V F;r.; ·~ . ~. ~9. C~'!i

72
74

~ 4tn.~·;::

?5
76

4~ 421B~'C

....,

85~S'ff

41

43 42180C

SUE· 'T'H} ~; lli2
!.DR I:Jf'J Hr-L. RDJ C\:-18
®) 'fti., TE.WF~ Re2

roo

vt<. TBf~ R'tt5

.: nr.

~

SHIFTS

{ I

79
88
8:!.
82

~ ~ ~

m ~ Re5

i rtlTI~... Y Ae

sz

~5 ~194C

F«·

B4

46 4ei~
47 4!1 ~

~ ~v

~

~~

m Re:?
>'Ji., Re5

* !'N

i tfiYE ~TUD li-f\JT B'f 1/12 TJ AVOID 0\of.RFLCJl
; ~ WN ~ aJftETE FW ~!DING IN ~

fKl AOO TO

~

R89
YN. :z:.'t R12

S'~ ~ ~11)

~

48

87

~9 ~ L~ iE~,)t1{. R13

4ei~'t' ~

ss se
89
98
~

~21~ ~'9 YN.. 78'J'J R82
51 4.?!8&'1 5tB lf.i TB"?, ReS

52 411ffiF LDA

:4
?5

·~} ~ ~ ~lJ?

96

54

~

97

S5

43((ff

.: SMI~ P..L REGISTERS
LOO J.llL ~ R98
LM ~ >>L R98

~

56

~te='

EO?

QC

~

400i£.F

~

i~

5S

4(~

Nr.F

1~

59

~. .~.:

Hi.f'
8¥..>

182

'M.LE:

SVlSJL:

AS~ Y

~

CQPft£TE

= e

a

Rf-!'5 I Z::

=
=

5

R~!~

=

6e

~!W'JS

i sal.ING

B'r' 16

APPENDIX C
Simulation Session

*;

•

TOORY'S DATE IS 7 OCTCSER l..98e

•

**;nus

•

IS

ft(

EXfffU: Cf A SI!tl.ATI~

*.: 11£ SHU.ATOR WAS

*

I~

*; TI£ ~IL£ PF~

BY

SESSI~

TWI~

•St'292e. SFT'

CREATED DlRitli RSSEPB...Y WILl

*L(fiP G...ITCH. I£X

• THAT TOOY. A9lJT 45
•*; Tl£ ROf1 LOCATIONS Cfti tE L()XED AT
SE~

*;

*ROP1 8
RO~

~

eee =LDA . :«,. m Ree~ NCf

ROM 891
~ 002
ROM 003

ROM

5

~

= L.DP. . >Ot. . m R88~ tiP
= LDA. m. XN..Ree~NF
= LDA . :xli, . m R881 t«f
= LDA . m . m Ree~ OOT1

•; TH! S PRINTED ruT 1l£ FIRST FIYE RC\'1 LOCATIONS

•

*
*
~ e LEN LQ2
~

eee

~

ee1
002

~

ROM
ROf1
ROM
ROr'l
RO~~
RO~

ROt~

BfG
004

BBS

; THIS Will. PRINT OOT flL 192 Ret! CONTENTS
= LDA . m. )Ot R88~ P«JP
= LDA .m.mRee~~
= LDA . m . m Rae~ NCf
= LDA . XN.. . m Ree~ HOP
= LDA . ~.. :«. Re81 fJJT1
= LDf1 . m . l-fi, RiB} M1

Bl36 = SL~
B€t7 = SUE
0(18 = LDP.
~t3? = LDR

. XN... l.Jl-L ReS~ OUTi
. Xfi, . rst. Re!... OUTi
. ~:N) . XN_, ROO . NOP
. ~11... :l-L Rae) h{lP

45

R':!M 818
~ f11!
ROf!i e-<...2
ROfil Bi3
~ 814

::: LOR . XH... m ROO,~
= !..Df! . m . m Rae, INi

= LDA
= L!JA
= fl)[)
~ 815 = fi)D
~ 816 = LOA
ro1 817 = FOO
~

. m . m. Ree, INi
. >X . »L Ree, INi
.
.

m. ~ LeL IH1
m . ilL RSJ, IN1

. IDf, . j,~t R13J t-lP
. m . T£Pif, ReS~ NJP
. T8f' L WNL PJ3., f(f
. m. ~ R91.,CVTS
~ 00 Rae, 01>6
. m . m Rea, NF
. XN.. . m P.ee, NP
. m. WNL R83, NCP
.
WNi, R94, CVT7
.
Ree, t«J>

RDf!t

918 : LDA
~-.9 = 9-B
829 = FOO
82i = LDA
822 = LDR
823 = 9.£
824 = SUB
825 = LDA
826 =SUB .m.~ReS~NJP
827 = SlE . xtt, . lflL W.., CVT6
828 = StE .m.~R11NF
829 = StB .m. ~~~t«F
8l8 = lDA . lr% . lfiL R8:1 CVTS
BJi = LDA . m . m Ree, MF

~
R(J1

en = SlS . YN.. . WNL R89, CYT4

~

RCfi
Ret!
~

~

RCI1
ROt1
~
~

~
~
~

~
~
~
~

m.
m.m

832 = StE. ~.lflL ReS,~

834 = LDA . m . m Re& NCP
eJS = fl)() . 'r'tt . ~ R12 N:P
836 = LDA . ~~. ~ R13, CVT3
937 : 9._8 . YN, . ~I R82_, tiP

Rt1t 838
R01 8J9
~
~

= ~ . YN,. IDP, ~ NF
= fi)D . 'r% . ~ R95, CVT2
= LDA .m.mR98,NCP

948
841 = SI..B
RCI1 842 = f[)[l
R{lll 843 = LDA
Rtl1 8« = sta
R01 945 = LDA

. ytt. ~ Rel, tlP
. 'itt . 1ft R89, M1
. m. m Ree, ~
. ~'H, . 1ft R12, P(f
. T8f> I • ~ R13, M8
ROf1 946 = ADO . YN, . T81PI ~ PfJP
~ 947 = fi>O. ~- IDP .. ~HCf
Rtl1 948 = FOO . >at ~ R85, NF

R01 949
~

RDf1
ROf1
~
~
~

ROf1
ROf1
ROf1
ROr1

= fl'D

. ~.

m R81 NF
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